Elo Model Reduction and Case Study of Evenly Distributed Rc Interconnect

نویسندگان

  • Ben Wang
  • Sheng-Guo Wang
  • Baoguo Yuan
چکیده

This paper presents state space closed forms and transfer function recursive algorithms for evenly distributed RC interconnect models and their even length-order (ELO) model reduction. The closed-forms have a computation complexity O(1). The characteristics of the ELO model simplification to its original model are revealed. It is shown that extremely high-order RC interconnects can be accurately approximated only by a tenth or higher order ELO model. The order may be reduced further when external ports are included and dominated. The results are useful to VLSI interconnect model reduction and design, and to control systems with a distributed transmission line. Copyright © 2005 IFAC

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Efficient formulation and model-order reduction for the transient simulation of three-dimensional VLSI interconnect

Accurately accounting for three-dimensional (3-D) geometry and distributed RC effects in on-chip interconnect is important for predicting crosstalk in memory cells, analog circuits, and regions of congested routing in digital circuits. In this paper we describe a multipole-accelerated, mixed surfacevolume formulation, and a preconditioned model-order reduction algorithm for distributed RC, or e...

متن کامل

Eecient Formulation and Model-order Reduction for the Transient Simulation of Three-dimensional Vlsi Interconnect

Accurately accounting for three dimensional geometry and distributed RC eeects in on-chip interconnect is important for predicting crosstalk in memory cells, analog circuits, and regions of congested routing in digital circuits. In this paper we describe a multipole-accelerated, mixed surface-volume formulation and a preconditioned model-order reduction algorithm for distributed RC, or electroq...

متن کامل

Crosstalk Noise Reduction Using Driver Sizing Optimization in Vlsi Rc Global Interconnects Using 90nm Process Technology

In this paper noise avoidance in closed form crosstalk noise model for on-chip VLSI RC interconnects using 2π model is presented. In this crosstalk noise model we consider the case when step input is applied to the aggressor which is adjacent to the victim net and further simplified it, then find out the closed form formulae for noise pulse width and noise amplitude for RC interconnect. Various...

متن کامل

Scattering-Parameter-Based Macromodel for Transient Analysis of Interconnect Networks with Nonlinear Terminations

An efficient method for analyzing general distributed-lumped interconnect networks with linear or nonlinear loads for transient simulation is presented. The method is based on scattering parameter techniques. The reduced-order approximate models of linear networks with multiple inputs and outputs can be obtained in one pass of reduction. Only two operations are used to do circuit reduction. The...

متن کامل

On-chip inductance cons and pros

This paper provides a high level survey of the increasing effects of on-chip inductance. These effects are classified into desirable and nondesirable effects. Among the undesirable effects of on-chip inductance are higher interconnect coupling noise and substrate coupling, challenges for accurate extraction, the required modifications of the infrastructure of CAD tools, and the inevitably slowe...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2005